{"apiVersion":"v1","taxonomyVersion":1,"generatedAt":"2026-10-29T14:20:59.834Z","data":{"recordId":"wsa_yfwp8amymuc2","score":1,"confidence":"high","capped":false,"capReason":null,"sources":[{"n":1,"url":"https://developers.googleblog.com/unifying-edge-ai-how-coral-npus-open-standard-brings-portable-energy-viable-intelligence-from-model-to-silicon/","publisher":"Google","authority":"owner-controlled","verification":"verified","lastRetrievedAt":"2026-10-28T00:15:38.667Z","detectedPublishedAt":"2026-10-20T00:00:00.000Z","rights":"original"}],"claims":[{"id":"fc2f322a-81a2-4319-b39e-7374f1d7c6ab","kind":"availability","statement":"Google is releasing the v1.0 foundation of its open-source MLIR/IREE compiler toolchain.","citations":[{"source":1,"supportProbability":0.98,"supports":true,"quote":{"text":"To make the hardware easy to target without writing custom assembly, we are also releasing the v1.0 foundation of our open-source MLIR/IREE compiler toolchain .","rights":"original"}}]},{"id":"feb69575-5f11-4a3f-b757-ed1482283749","kind":"capability","statement":"The compiler accepts models from JAX, PyTorch, and TensorFlow.","citations":[{"source":1,"supportProbability":0.97,"supports":true,"quote":{"text":"The Coral Compiler v1.0, based on IREE/MLIR: An open-source, end-to-end compiler and simulation stack that takes JAX, PyTorch, and TensorFlow models straight to the Coral NPU hardware target.","rights":"original"}}]},{"id":"a782900c-eb57-402c-9d0f-dc0d5eb1fe7d","kind":"capability","statement":"The compiler partitions workloads between the host CPU and Coral NPU core.","citations":[{"source":1,"supportProbability":0.98,"supports":true,"quote":{"text":"The compiler partitions workloads between the host CPU and the Coral NPU core, handles operator fusion, tiles matrices to fit local SRAM and matrix accumulators, and progressively lowers workloads directly to Coral NPU scalar, RVV v1.0 vector, and VME matrix instructions.","rights":"original"}}]},{"id":"c27ce358-f0e3-4f1d-acb6-7a6e0b71f6f6","kind":"capability","statement":"The stack includes an open-source MPACT simulator and a reference FPGA design.","citations":[{"source":1,"supportProbability":0.92,"supports":true,"quote":{"text":"Alongside our open-source MPACT simulator and reference FPGA design, hardware and software teams can benchmark models and tune silicon configurations before a chip ever goes to fabrication.","rights":"original"}}]}]},"nextCursor":null,"license":{"catalog":{"name":"CC BY 4.0","spdx":"CC-BY-4.0","url":"https://creativecommons.org/licenses/by/4.0/","attribution":"wowsuchai","attributionUrl":"https://wowsuchai.withglint.app","covers":["catalog metadata","classifications","generated summaries","feed event metadata"]},"excluded":{"covers":["source quotations","linked source content"],"terms":"Not licensed by wowsuchai. Source quotations and linked source content keep their original rights."}}}